Last updated 9-30-08
An example report
Lab 1: Introduction to Altera Quartus II and the DE2
Lab 2: A Simple Latch-based Memory
Lab 3: Evaluating Adder Performance
Lab 4: Logic Design with Universal Gates
Lab 5: Introduction to Verilog Design
Homework 1 (solution)
Homework 2 (solution)
Homework 3 (solution)
Homework 4 (solution)
Homework 5 (solution)
Homework 6 (solution)
| Class: | MWF: 10-10:50 in ECEE-1B28 | ||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Laboratory: | TR: 10-11:50, 12-1:50, 2-3:50 in ECEE-2B39 | ||||||||||||||||||||
| Instructor: |
| ||||||||||||||||||||
| Teaching Assistants: |
| ||||||||||||||||||||
| Pre/Co-requisites: | High-level programming (e.g. C, C++, Java) | ||||||||||||||||||||
| Course Text: | Stephen Brown and Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design, 2e", (c) 2008 McGraw-Hill, ISBN 978-0-07-338033-9 [REQUIRED] | ||||||||||||||||||||
| Course Description: | This course covers the fundamental principles and techniques for designing and implementing digital hardware systems.
| ||||||||||||||||||||
| Grading: | The course grade will be based on class work and laboratory assignments. Class work will consist of weekly homework assignments, midterm examinations (2) and a final examination. The grade proportions are as follows:
| ||||||||||||||||||||
| Homework: | Homework assignments and the homework solutions to the previous week's assignments will be posted on the webpage. All homework assignments are due at the beginning of or prior to the class session. No late homework will be accepted. In special cases due to excused absence, assignments will be accepted with the consent of the instructor. Late submission of homework assignments must be confirmed by the course instructor. Students are responsible for the written clarity of their homework assignments. No credit will be given to homework problems which cannot be read or understood. Grading issues can be resolved by either coming in during office hours and explaining the solution, or by attaching a note that explains the solution to the graded assignment and returning it. When submiting your homework assignment, fold the assignment in half along the vertical seam of the paper; write your name and lab section on the outside of the document. | ||||||||||||||||||||
| Examinations: | Two 50-minute examinations will be given during the semester; and a final exam will be given during exam week at the end of the quarter. The tests are comprehensive, closed book and closed notes. If for any reason a student in unable to attend an exam, arrangements with the instructor must be made prior to the test. Midterm examinations are tentatively scheduled on the the following dates:
The final examination is scheduled on December 15, 2008 (monday) at 10:30 a.m. to 1:00 p.m. | ||||||||||||||||||||
| Laboratory: | There are approximately 8 laboratory assignments. Laboratory assignments will be posted on the webpage. Students can either work individually or in pairs. Each individual or group pair is responsible for submitting one report documenting the activities of the individual or group pair. The report grade is based on clarity of presentation, accuracy of procedures and results, and correctness of procedures and results. (Note: Students are not allowed to work in groups and submit individual reports) | ||||||||||||||||||||
| Honor Code: | A complete description of the honor code can be found here. To summarize: "Violations of the Honor Code are acts of academic dishonesty and include but are not limited to plagiarism, cheating, fabrication, aid of academic dishonesty, lying to course instructors, lying to representatives of the Honor Code, bribery or threats pertaining to academic matters, or an attempt to do any of the aforementioned violations." | ||||||||||||||||||||